Variable Assignment Statement Synthesis Method in RTL Synthesis

Variable presents a specific feature of VHDL sequential statements．Starting from analyzing the functions of variable，the synthesis method of variable assignment statements and the basics of its usage are discussed．At the same time，a data structure used for the synthesis of variable assignment statements，called variable associate link（VAL） is brought forward．Finally some experiment results using VAL to synthesize variable assignment statements are illustrated．