Design Reduction Method for RT-Level Automatic Generation of Simulation Vectors

A new Verilog program slicing algorithm with its theoretical framework of correctness verification is presented. It is utilized to reduce the complexity of Verilog RT-Level design and simplify the state space of automatic simulation vector generation. Experiment results show that this new method can reduce the state space greatly, thus efficiently solved the state space explosion problem.