RT-Level Verification Framework-HRV

This paper presents design and its implements for a coverage-driven verification framework-HRV for VLSI RTL designs.HRV integrated program slicing based design extractor,VCD file based coverage analyzer,path-based and assertion-based automatic simulation vectors generator.Experimental results show that HRV improve the efficiency of simulation verification,accelerate the errors detecting and locating for RTL HDL descriptions.