Modified Retiming for the Timing Optimization of High Speed Logic Circuits

Retiming is an effective technique to optimize the performance of synchronous sequential circuits. This paper proposes a new algorithm of retiming which can be combined well with other combinational optimization methods to speed up logic circuits. Experimental results from a variety of sequential benchmark circuits demonstrate significant improvement over conventional retiming algorithms on combination with other combinational optimization methods.