Abstract: Methodology and architecture of SDH-oriented verification platform with flexible configuration for different SDH chip designs are presented to quickly and easily create random scenarios. The platform has been applied to an over two-million gates SDH chip design and experimental results show that the platform greatly improved our verification efficiency.