Abstract: In this paper a new algorithm for technology mapping is presented. The problem is to map minimized logic functions in factored form into a library of predesigned CMOS cells. A tree representation with some attributes and an efficient heuristic algorithm lead to good results implemented in TTMAP. The results obtained are better than with MISII.