Abstract: In the deep-submicron VLSI circuits, with the feature size scaled down and device density increased, parasitic parameter extraction has become one of the research focuses in the field of electronic design automation. Main methods and technology of 3-D parasitic capacitance extraction are discussed. Corresponding research progress and important results in this field are also presented.