Abstract: This paper presents a test pattern generation system implemented on a CAD workstation. Based on FAN algorithm and the structural analysis of the tested circuit, the system generates the test pattesrns for combinational circuite automatically. The fault coverage for combinational circuits can be reached more than 95%.