Abstract: Measures to accelerate the simulation of large scale IC design，based on an actual high level auto-synthesis system are explored．After analyzing and comparing various kinds of simulation algorithms as well as investigating the existing simulation form and algorithm，we fi-nally embed the system-cell library （IDEA） into simulator’s core and accelerate the speed of VHDL simulator by 2to 4times．