Abstract: Abstract This paper discusses the boolean functions factoring method to minimize the logic-level of the combinational circuits and presents an algorithm to reduce the logic- level of the combinational circuits based on the Lawler clustering algorithm and the sublogic structural transformations.