Abstract: Based on the concept of graph pattern-matching,a universal FPGA logic cell mapping algorithm （FDUMap） was studied by adding graph constraints to subgraph isomorphism algorithm according to circuit character.In the experiment,FDUMap can successfully map the benchmarks to logic cells of different structures.Compared with existing logic cell specific mapping algorithms,FDUMap is better in universality and only 3％ worse in average performance.