Abstract: The general structure of VHDL compiled-simulator is presented. It contains three parts, that is, simulation kernel, debug kernel and C++ source code, which is translated from the user VHDL source. It is proven that this kind of simulator has the advantages of high speed, being well structured and easily extendible. Tests verified the performance and efficiency of the structure.